A silicon shadow mask for evaporation or sputtering of any shape of patterns was fabricated by Al-Delay Masking Process (DMP). Using DMP, a Si high aspect ratio structure having arbitrary number of multipledepth can be fabricated. By applying two layers of DMP, Si shadow mask with a mechanical alignment structure was fabricated. A Si chip on which deposition should be performed was successfully inserted to the shadow mask aperture to the chip. With three layers of DMP, a shadow mask for deposition of a doughnutslike shape was fabricated.
Introduction
In this paper, silicon shadow masks fabricated with Si multi-depth bulk micromachining are investigated. The
Si shadow mask is a silicon wafer with many through holes. By putting samples on a shadow mask and by performing evaporation or sputtering, thin films are deposited through the opening hole.
The simplest fabrication of shadow mask is by mechanical drilling. Dhler icon wafer as a shadow mask. They succeeded to perform selective contacts formation to n-i p-i structures that were in the same order of magnitude in their lateral dimensions.
Burger et al.(2) realized a fine aperture ing and anisotropic wet etching technology. A shadow mask is the most advantageous in deposition on the chips which have incompatibility to the surface micromachining technology such as highly fragile structures, deep trenches, and bio-or chemicallyactive surface.
The main difficulties of using the shadow mask are: (1) Alignment of shadow mask to the chip and (2) Handling of fragile shadow mask. Toward the problem (1), Burger et al. aligned the shadow mask to the chip, then bonded by photoresist. After E-Beam evaporation, the shadow mask was removed. As for another technology of alignment, Paranjape et al.(3) realized a surface micromachined shadow mask on the same Si substrate on which deposition was being performed. They deposited TEOS SiO2 on a silicon substrate, then performed wet anisotropic etching. The TEOS layer is then re-used as Fig. 1 illustrates the idea of a silicon shadow mask with mechanical alignment structure, and a shadow mask for deposition of isolated area. All the through holes for apertures of deposition, the vertically recessed structure for mechanical alignment, and the suspended boss structures for deposition of isolated area are fabricated by the Al-DMP technology.
Using normal tweezers, the authors succeeded without difficulty to insert a Si chip into the mechanical alignment structure which high alignment accuracy of the aperture to the chip. A Si shadow mask consists of multiple depth structure fabricated by Delay Masking Process. It has through holes and recessed structures. Two types of shadow masks are possible to be fabricated: 2-layer shadow mask and 3-layer shadow mask. The 2-layer shadow mask has a recess for mechanical alignment of a chip to the shadow mask, and through holes for deposition aperture ( Fig. 2(a) ). By the 3-layer shadow mask, suspended boss structures can be fabricated as shown in Fig. 2(b) , so that the deposition around isolated area becomes possible.
Figs. 3 and 4 show process chart of 2-layer and 3-layer of shadow mask, respectively.
The process sequence is the same for both 2-and 3-layer shadow masks.
Aluminum is employed as a masking material to the Bosch's process(5) with ICP-RIE for all the layers. This is because of the extremely high selectivity of Al to the rated to a silicon wafer and it is etched to mechanical negative type resist (Tokyo Oka OMR-85 35cP) is spincoated as a intermediate layer. The resist is exposed minum layer is then evaporated and patterned to the aperture.
For the 3-layer shadow mask, another 1 cycle of resist coating and Al evaporation-patterning follows for suspension structure. Above this is the deposition phase of masking material of Al-DMP. Then process proceeds to ashing-etching phase. First the wafer is exposed to O2 plasma to etch negative resist selectively. In the ICP-RIE ashing of thin photoresist, undercut is negligible. After the anisotropic etching by ICP-RIE to certain depth, Al mask is etched in protecting the other Al masks for second and third layer with negative photoresist. O2 ashing, ICP-RIE, Al etching is repeated 1 or 2 times for 2-layer mask or 3-layer mask, respectively. This chip is used as a microconnector chip for an optical filter system application(6). By cutting Si wafer in the shape of fingers, the finger-shape structures can be used as Si microconnectors(7). The microconnector, however, has an isolation problem when non-purified Si wafer is used: the wafer is conductive (but far less expensive). The oxidation after ICP-RIE dicing provides the microconnector with the good isolation, but no wiring metal can be deposited before ICP-RIE dicing and oxidation. That was the reason why the authors applied silicon shadow mask technology to form the wirings on the oxidized microconnector.
Deposition of a doughnut-like
shape The photograph of the evaporated aluminum patterns using 3-layer shadow mask is shown in Fig. 8 . A joule heat evaporator apparatus was used for evaporation.
The aluminum was put in the two tungsten boats, which are installed in parallel at the distance of 8cm. The height from the source to the chip was 20cm. The center of the chip was roughly aligned to the center of the square which is formed by two parallel tungsten boats. During the evaporation, the melted aluminum spreaded out over all the tungsten boat (W=8cm). Taking this Thanks to the non-collimated evaporation and the large effective source size, shadow of suspension was well defocused so that aluminum was also deposited at the area under suspension.
The relation between thickness of aluminum under suspension bar and widths of suspension bars is shown in Fig. 9 . The larger the suspension bar was, the thinner aluminum was deposited under the suspension. distance between the chip surface and the evaporation source, and the width of the evaporation source. This is understandable by simple calculation. Fig. 10 shows the case when no aluminum is deposited under the center of suspension bar (point N in Fig. 10 ). For the simplicity, suspension of shadow mask and evaporation source are aligned in an axis of symmetry. At point N, evaporation source was completely hidden with suspension bar. Two similar triangles having the same angle at point N are found. Those height and width are h, w and H, W, respectively. By similarity, relation between height and width ratio is w/h=W/H. This equation agrees well with experimental data which are:
It is clear that the width of suspension bar w must be 5. Discussion on the evaporated pattern size
There are two issues to be discussed concerning the size errors of evaporated patterns: the size error between the shadow mask aperture and the evaporated pattern, and the size error between the design and the realized aperture.
5.1 Aperture-pattern disagreement Although the size of the evaporated pattern should be the same as that of the aperture in shadow mask, evaporated patlarger in the worst case) in the first experiments. This can be attributed first to the hillocks in the shadow mask as shown in Fig. 11(a) ; because of the hillocks, the chip did not perfectly touch to the shadow mask. Hillock can appear when the Si wafer or photolithography mask contains any particle. The hillock can be mechanically rasped but not perfectly. This problem can be solved only by extensive cleaning of all the concerning environments. The authors succeeded to obtain orated pattern in the best case. One of the other reasons is the surface profile after ICP-RIE. By ICP-RIE, the surface profile of the bottom of etched hole is not flat; the center of the hole is deeper than the edge (Fig. 11(b) ). The depth difference tom surface of the mechanical alignment structure when it meets the rounded edge. To avoid these kind of problems, alignment post structure as shown in Fig. 11(c To obtain finer pattern, two-piece-assembled shadow mask can be useful. The key issue is to fabricate two etched-through wafers and attach them at the side where lithography was performed. Fig. 13 shows the process chart of two-piece shadow mask. Different from the monolithic shadow masks made by DMP, two pieces are fabricated by a simple through-the-wafer etching using ICP. One piece (Piece A of Fig. 13(a) ) contains a mechanical alignment structure and the other piece (Piece B) contains shadow mask apertures. Both pieces have rectangular through holes in the same size for insertion of alignment pins. From the same Si wafer, alignment pins are also fabricated (Pieces C). Cross-sectional view of Pieces A and B is shown in Fig. 13(b) . Assembly procedure is as follows: Piece A is flipped and attached over piece B. Then pieces C are inserted to align pieces A and B. Finally a chip being patterned by shadow mask is inserted and metal deposition is performed. Fig. 14(a) is the prototype of two-pieces shadow mask. Alignment error between shadow mask aperture (Piece B) and inserted IC is measured using microscope view from piece B side. Fig. 14(b) shows that the alignment optimization of alignment pin and hole designs.
Conclusion
Silicon Shadow Masks with arbitrary patterns were fabricated by Al-Delay Masking Process (DMP). A 2-layer of shadow mask having both the evaporation aperture and the mechanical alignment structure, and a 3-layer of shadow mask having the suspended boss structure for deposition of doughnut-like shape were realized. Size error issues of the mask aperture and of the transfered pattern are also discussed. Two-piece assembled shadow mask is shown to be effective to avoid the aperture rounding problem invoked by ICP-RIE. The successful evaporation using these shadow masks showed the large freedom of deposition pattern with a simple but effective chip alignment.
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